Showing 3 results within 300 mi of "San Francisco, California" in category "Schools & Instruction"

Sorted By
    •  
    •  
    • Description
    • Listing Details
    • Add To Clip List Delete From Clip List Print This Ad
    • Image For Ad -
    • Nanometer ASIC Design Flow

      40.65 mi

      The ASIC development flow at 32, 22, or 14 nanometers has become increasingly complex. oday engineers and managers need to be conversant with all phases in the ASIC flow. RTL designers, for example, need to understand...

    • Power Ad
      8/20/15
      svpti
    • Add To Clip List Delete From Clip List Print This Ad
    • Image For Ad -
    • Digital VLSI Design with Verilog Program

      40.65 mi

      This hands-on program presents to the students the design of digital integrated circuits using the Verilog digital design language as described in IEEE Standard 1364-2001. By a balanced mixture of lectures and labs,...

    • Power Ad
      8/20/15
      svpti
    • Add To Clip List Delete From Clip List Print This Ad
    • Image For Ad -
    • Nanometer ASIC Design Flow

      40.65 mi

      The ASIC development flow at 32, 22, or 14 nanometers has become increasingly complex. oday engineers and managers need to be conversant with all phases in the ASIC flow. RTL designers, for example, need to understand...

    • Power Ad
      8/18/15
      svpti
Sorted By